

Appl. No. 09/827,073  
 Amdt. Dated January 6, 2004  
 Reply to Office Action of October 6, 2003  
 Annotated Sheet Showing Changes

Approved  
 TP  
 2/12/04




FIG. 1A





FIG. 1B


O P E JC25  
JAN 08 2004  
PATENT & TRADEMARK OFFICE

Appl. No. 09/827,073  
Amdt. Dated January 6, 2004  
Reply to Office Action of October 6, 2003  
Annotated Sheet Showing Changes




1 Port SRAM Cell  
1.3 x 1.9 - 2.47

**FIG. 1C(1)**  
*(Prior Art)*




Appl. No. 09/827,073  
Amtd. Dated January 6, 2004  
Reply to Office Action of October 6, 2003  
Annotated Sheet Showing Changes




2 Port SRAM Cell  
 $1.3 \times 2.3 - 2.99$  ( $1.22 \times 2.47$ )

**FIG. 1C(2)**




Appl. No. 09/827,073  
 Amdt. Dated January 6, 2004  
 Reply to Office Action of October 6, 2003  
 Annotated Sheet Showing Changes



Dual-Port RAM, Interleaved Write Operation

FIG. 2



Dual-Port RAM, Interleaved Write Operation

FIG. 3